Home|Journals|Articles by Year|Audio Abstracts
 

Original Article

JJCIT. 2019; 5(2): 135-151


A PARALLEL PIPELINED PACKET SWITCH ARCHITECTURE FOR MESH-CONNECTED MULTIPROCESSORS WITH INDEPENDENTLY ROUTED FLITS

Jamil AL Azzeh, Mohammed Agmal Abdo, Igor Zotov.




Abstract

In this paper, a novel packet switch architecture for mesh-connected multiprocessors based on the use of a set of input FIFO buffers and an output register matrix is proposed. Simple static routing is assumed, with each packet split into some independently routed m-bit-wide flits. In contrast to the-state-of-the-art VOQ-based switch architectures, the proposed architecture is shown to enable the processing of the incoming packet streams in a parallel pipelined fashion with no internal speedup required. Furthermore, the device achieves at least 78% throughput for uniformly distributed traffic, and an asymptotic higher bound of 100%.

Key words: Multiprocessor, Mesh topology, Packet switching, Input-queued switch, FIFO-buffer, Flit, Pipelining, Throughput.






Full-text options


Share this Article


Online Article Submission
• ejmanager.com




ejPort - eJManager.com
Refer & Earn
JournalList
About BiblioMed
License Information
Terms & Conditions
Privacy Policy
Contact Us

The articles in Bibliomed are open access articles licensed under Creative Commons Attribution 4.0 International License (CC BY), which permits use, sharing, adaptation, distribution and reproduction in any medium or format, as long as you give appropriate credit to the original author(s) and the source, provide a link to the Creative Commons licence, and indicate if changes were made. To view a copy of this licence, visit http://creativecommons.org/licenses/by/4.0/.